simulations are conducted on a 4T PPD pixel, on a conventional gated photodiode (PD), and finally on a radiation hardened pixel. Simulations consist in demonstrating that it is possible to reduce the dark current due to interface states brought by the adjacent gate (AG), by means of a sharing mechanism between the PD and the drain. The sharing mechanism is activated and controlled by polarizing the AG at a positive OFF voltage, and consequently the dark current is reduced and not compensated. The drawback of the dark current reduction is a reduction of the full well capacity of the PD, which is not a problem when the pixel saturation is limited by the readout chain. Some measurements performed on pixel arrays confirm the TCAD results.
I. INTRODUCTION
T HANKS to the latest technological progress, CMOS image sensor (CIS) are now widely used for commercial and scientific applications. The photo-sensitive element is either a conventional photodiode (PD) or a pinned PD (PPD) [1] - [3] , and is associated with a readout circuitry based on three to four and even more transistors [4] , the whole forming a pixel. Contrary to conventional PDs, PPDs are built by a buried N-doped layer, which is not in contact with the surface, and a very narrow and highly P-doped layer between the surface and the buried N-layer, preventing any contact between the depletion extension from the PD and the oxide, which insures a dramatic dark current reduction compared to conventional PDs [3] .
PPDs have been extensively studied in order to understand all the transfer mechanisms between the PD and the floating diffusion (FD), the PPD key feature parameters and its access [5] - [7] . Although many dark current measurements of PPDs have been presented, to our knowledge, no study explains and demonstrates the possibility of dark current reduction by sharing mechanisms between adjacent PN junctions. Indeed, if a dark current curve versus the OFF transfer gate (TG) voltage (V LOTG ) is analyzed [8] , [9] , it shows two different regimes ( Fig. 1 ): 1) accumulation regime, at negative V LOTG ; 2) a dark current reduction regime, at positive V LOTG . At V LOTG = 0 V, depletion extensions of the PPD and the TG are merged, leading to a high dark current due to interface states below the TG. When V LOTG is lowered to negative values, the TG is accumulating, and the depletion region of the PPD does not reach the interface states below the TG any more. Therefore, dark current is highly reduced. If V LOTG is too low, the TG accumulation may extend into the PPD vicinity, and it may lead to a high leakage current called gate-induced drain leakage, similar to the one found in MOSFET [10] . For positive V LOTG values, a dark current reduction can be observed, and can be even more important than during the TG accumulation regime.
The purpose of this paper is to demonstrate that a dark current reduction is possible at positive V LOTG , and does not consist in a dark current compensation. To do so, technology computer aided design (TCAD) simulations will be conducted on a 4T PPD, in order to analyze the dark current electron displacements and the eventual parasitic collection by the positive TG OFF voltage. Then, other applications of this dark current reduction will be presented, like conventional 3T PD Schematic view of a 4T PPD pixel showing the different dark current contributions. The readout circuitry is not shown (reset transistor, source follower, and row selector), and APT is for the antipunchthrough implantation. The dashed lines represent the depletion extension of PD, for a depleted TG. In order to illustrate the dark current sharing mechanism, the I 1 current generated under TG is shared between the PPD and the FD.
and radiation hardened pixels. First of all, and for a better understanding, conventional dark current sources of 4T PPD pixels are given.
II. DIFFERENT DARK CURRENT SOURCES
In a 4T PD, several dark current sources may be identified. One can describe the following current contributions [11] - [14] ( Fig. 2): 1) interface states generation at the Silicon-Oxide interface (I 1 ); 2) minority carrier diffusion from the bulk (I 2 ); 3) electron-hole pair generation in the depletion region (I 3 ); 4) sidewalls and edges of shallow trench isolation (STI) (I 4 ), and PMD. In a PPD, the pinned layer prevents any contact between the depletion extension of the PD and the surface, avoiding interface states generation dark current. However, if the TG is in depletion regime, the depleted TG channel merges with the PD depletion extension and an intense dark current due to interface states appears (I 1 ). The electron-hole pair generation in the space charge region is supposed to be low, because of the very weak defects concentration (I 3 ). Subsequently, the impact of sidewalls and edges of STI is negligible because of the depletion extension which is not supposed to merge with the STI due to the P-well passivation.
In a PPD operated with an antiblooming (AB) gate, the main dark current contributor remains the interface states at the silicon-oxide interface under the gate. It is proposed to study this contribution in this paper using a positive V LOTG , as described in the following parts.
III. STUDY OF 4T PPD DARK CURRENT REDUCTION BY SHARING MECHANISMS

A. Principle of the Sharing Mechanism
Exchange of charge by means of punchthrough mechanisms between adjacent and depleted nodes have been already studied for more and fully depleted PDs array in very high resistive substrates [15] , [16] . In these papers, the depletion extension of adjacent PDs in highly resistive substrate may be merged and therefore leads to leakage current between PDs, depending on the potential barrier along the leakage path and the PD potential. Consequently, electrons stored in adjacent PDs are shared until an equilibrium is reached. In these applications this phenomenon has to be avoided. In our case, dark current electrons generated under the gate in the depleted channel are shared between the drain and the PD, but unlike the punchthrough phenomenon, integrated electrons in the PPD and electrons in the FD are not shared.
In a 4T PD, the TG is put in depletion for positive V LOTG in OFF state. The PD depletion extension merges with the TG depletion region and the FD depletion region. Thus, the dark current generated by interface states under the TG can be shared between the PD (as it is generally the case) and the FD (Fig. 2) , which leads to a dark current reduction. In this situation the FD does not directly collect photo-generated electrons thanks to the anti-punchthrough (APT) implantation, but may discharge the PD by means of a punchthrough current, depending on the potential barrier between the PPD and the FD. The ratio of dark current captured by the FD over the total dark generated current depends on the V LOTG voltage, as long as the FD does not collect photo-generated electrons, which would result in loss of quantum efficiency (QE).
On the following part, a 4T PPD pixel is studied by means of TCAD simulation, in order to identify the benefits and the drawbacks of the dark current sharing mechanisms.
B. Dark Current Reduction on a 4T PPD Photodiode
A 4T PPD is simulated, using the Synopsys Sentaurus 2015 software. The simulation is performed in two dimensions, and the doping distribution is built from secondary ion mass spectrometry doping profiles. The electrical study is performed with the Sdevice tool, activating the following models: recombination using Shockley Read Hall with doping dependance, Auger, and band-to-band. The 2-D simulated device is composed of a PPD with its TG and a FD, and of a reset transistor allowing a floating state of the floating simulated node. The PD is 4 μm long, and the 4T PPD device comprises the usual layers [17] : a P+ pinning and a N+ PD layer, an APT layer preventing leakage between the PPD and the floating node, a Vt adjust layer in the first part of the TG channel, a N+ layer used for the FD, and a P-well isolating the FD and the reset transistor from the bulk (Fig. 3) .
First, the PPD is emptied thanks to the activation of the reset and the TG. Then, the TG is biased at V LOTG , and the distribution of electron quasi-Fermi (eQF) energy is plotted (Fig. 4) . The 2-D distribution of eQF shows that the potential increases in the TG channel from the PPD side to the FD side, which is favorable to a dark current discharge toward the FD. Actually, dark current generated in the TG channel at the vicinity of the PPD may be captured by the PPD because the PD implantations extend slightly under the TG and the PPD potential competes with the TG channel potential. In the Fig. 4 , curves (streamlines) tangents to the gradient of eQF [18] are displayed, because they show the path followed by dark current electrons in the TG channel. At V LOTG = 0 V, dark current electrons generated in the PPD vicinity are captured by the PPD. And, by increasing V LOTG until 0.7 V, all dark current electrons are drained from the gate channel to the FD: the dark current is reduced. Consequently, increasing the TG polarization increases the channel potential and drives effectively all the dark current, even the part generated in the vicinity of the PPD.
To go further, a dark current integration of the PPD is simulated. In the same way as in [19] , a hole trap model in specified in Sdevice and emulates the dark current generation. It is defined at all silicon-oxide interfaces, with a concentration of 5 × 10 9 traps · cm −2 and a capture cross sections of 1 × 10 −15 cm 2 . After emptying the PD, the TG is biased at V LOTG , and the PD integrates dark electrons during 10 μs. The amount of integrated dark electrons is reported in the Fig. 5 for various V LOTG . The dark current shape is similar to the one presented in Fig. 1 , and shows a maximum centered at 0 V. The position of this maximum depends on the process and on the design. Therefore in the following the increase V LOTG of the OFF polarization of the TG will be referenced to the dark current maximum position V LOTG = 0 V. This result clearly shows a high reduction of the dark current by increasing V LOTG . For an increase of 0.5 V, the residual amount of electrons in the PPD is even lower than in the accumulation regime, which means that the dark current coming from the interface states of the TG is canceled.
The parasitic collection due to the positive polarization of V LOTG is also a matter of the greatest concern. In order to analyze the impact of the sharing mechanism on the parasitic collection, the full well capacity (FWC) of the PPD is analyzed against V LOTG . Indeed, if the PPD is at the equilibrium and full of electrons, its potential approaches zero, and by increasing V LOTG the potential barrier between the PPD and the floating node disappears, and a leakage current can flow from the PPD to the floating node, performing like an AB system. As the potential barrier between the PPD and the FD decreases, the saturation level of the PPD decreases as well. In the Fig. 5 the FWC is extracted by monitoring the amount of electrons in the PPD at the beginning of the simulation, V LOTG being biased and the PPD not reset. For an increase of V LOTG ≥ 0.3 V, the FWC starts to decrease. As the FWC reduction is conditioned by the potential barrier mitigation between the PPD and the FD, it may occur at a different V LOTG compared with the dark current reduction.
Therefore, TCAD simulations have shown that operating the PPD with TG at a positive voltage in OFF state leads to a cancellation of the dark current coming from the interface states under TG. By doing so, it seems possible to achieve similar or even better dark current reduction compared to PPD operated in accumulation regime, for an increase of V LOTG ≥ 0.5 V. However, the increase of V LOTG to positive voltage causes a reduction of the FWC of the PPD. This consequence is not a problem if the pixel has a high conversion gain (CVF) or if the pixel saturation is limited by the readout circuitry.
C. Measurement of Dark Current Reduction by Sharing Mechanism
A dark current measurement is performed on 7 μm 4T PPD pixels implemented in an array, manufactured using a submicrometer imaging CMOS process identical to the one used for the TCAD study. The measurement is done at 22°C for various polarization of V LOTG (Fig. 6) .
The maximum dark current is achieved at V LOTG = 0.4 V, and decreasing V LOTG leads to a dark current reduction, the TG being accumulated. The dark current reduction occurs until V LOTG = 0 V from which a plateau is visible. Then, if V LOTG is increased beyond 0.4 V a dark current reduction by sharing mechanism is visible. At 0.8 V, the dark current level is comparable to the one achieved in accumulation regime. The same figure also shows the measured FWC of the PPD. As it can be seen, for positive polarization of V LOTG , the saturation level monotonously decreases until 10% of the equilibrium FWC (EFWC) at V LOTG = 1.5 V. At V LOTG = 0.9 V, i.e., at V LOTG = 0.5 V, the FWC is at 35% of the EFWC, which is a bit lower than the TCAD simulation. Compared to the simulation, curves are shifted, and the PPD saturation decreases for smaller V LOTG . The root cause is supposed to be the imprecision of the doping profiles simulated in the TG region, as the threshold adjust implantation and the tooling applied on APT and sensor implantations were deducted from experimental observations. Indeed, small variations on these implantation positions or concentrations have strong impacts on charge transfer and PPD FWC [17] .
This measurement confirms the TCAD results: increasing V LOTG at positive voltage leads to a dark current reduction, and this performance is accompanied by a decrease of the PPD FWC. Again, if the pixel has a high CVF or if the pixel saturation is limited by the readout circuitry saturation, the reduction of FWC is not a particular issue.
IV. OTHER APPLICATIONS OF THE DARK CURRENT REDUCTION BY SHARING MECHANISM A. Dark Current Reduction on a Conventional 3T Photodiode
In spite of the development of high performance PPD, conventional 3T CISs are still used for commercial and scientific applications, because they do not need an advanced CMOS images process, they offer a better FWC and the possibility to design large pixel pitches [14] , [20] without transfer issue. Therefore, the study of dark current reduction in conventional PDs is still an active topic. For instance, some works have been done on the PD design by surrounding the pixel by a p-well [21] , or by introducing dark current compensation mechanisms [22] - [27] . Some of these concepts of dark current compensation consist in subtracting a calibrated dark frame by means of a shielded dummy pixel, or even by controlling a negative feedback using the reset transistor. Hence, these methods rely on the addition of a current in order to compensate the dark current, but they do not reduce the dark current shot noise and the dark current non uniformity. As depleted extremities of conventional 3T PDs are known dark current sources, one approach is also to use gated diodes [28] . Besides, Snow et al. [28] show that the dark current of irradiated gated diodes can be reduced by increasing the gate voltage, but they do not go into details concerning what happens on the other side of the gate. On the following, a gated diode is studied, and considering the results previously obtained on a 4T PPD, the concept of dark current reduction by sharing mechanisms is applied on it.
A 2-D 5 μm long gated PDs is simulated with a 1 μm adjacent gate (AG) (called here AG) next to a drain [Adjacent Drain (AD)] (Fig. 7) . The electrical simulation is performed in Mixed Mode, and a reset transistor allowing a floating state of the PD is connected to the conventional PD. The spice model of the reset transistor is the one given by the founder. First, a reset phase is applied to the PD by means of the reset transistor, and the AD is biased at 3.3 V. Then, the AG is biased at V AG .
In order to analyze the lateral electric field distribution in the gate channel, a cross section along a cut-line 15 nm below the surface oxide from the left side to the right side of the AG is performed (see the representation of the cut-line in Fig. 7) . The cross sections of the lateral electric field for various V AG are shown in the Fig. 8 . The gate channel is divided into two sections in which the electric field opposes. Indeed, even at V AG = 0 V, a potential gradient tends to push the charge to the PD in the left part of the gate channel, and from about L = 0.45 − 0.5 μm, the point where the electric field polarity changes, and another potential gradient drives the charge to the AD. By increasing the AG voltage, the lateral electric field grows from negligible values to about 500 V/cm all along the gate channel until the drain, which should efficiency lead the dark current electrons toward the drain.
As in the part dealing with the 4T PPD, a dark current integration of the PPD is simulated by means of the introduction of a hole trap model at the silicon-oxide interface. The same trap model parameters are used and the net excess of dark electrons generated by the trap model is plotted in Fig. 9 . The simulation clearly shows a high reduction of the dark current by increasing the V AG voltage. However, V AG cannot be too much increased without degradation of the collection properties of the PD. This aspect is also studied in the same Fig. 9 , and the evolution of the FWC of the PD according to V AG is plotted. The FWC remains constant until V AG = 1.0 V, where the dark current contribution due to interface states under the AG is reduced by 60%. For V AG ≥ 1.0 V, the FWC slightly decreases as the potential barrier starts to be weak between the PD and the AD, and a leakage current appears reducing the PD saturation. Therefore, in order to avoid a modification of the FWC, from these TCAD results, it is recommended not to exceed V AG = 1 V. But, as wrote before, if the pixel has a high CVF or if its saturation is limited by the readout chain, it seems possible to increase V AG at 1.5 V and to take advantage of a quasi-cancellation of the dark current brought by the AG.
From these results, TCAD simulation have shown that it possible to reduce the dark current generated by gates surrounding a conventional PD, without affecting the quantum efficiency of the pixel. Like the 4T PPD, a special attention has to be taken on the surrounding gate voltage, as a compromise has to be found between dark current reduction and current leakage between the PD and the AD.
B. Dark Current Reduction on a Hardened Photodiode
Radiation hardening techniques usually rely on design optimization, and especially by surrounding the PD by a gate [29] which is responsible for an increase of dark current, due to interface states. In addition, Total Ionizing Dose (TID) irradiation induces interface states at silicon oxide interfaces, which increases the dark current still more [31] . By considering the previous sections, it seems possible to reduce the dark current brought by the additional gate by using the principle of sharing mechanisms. Moreover, a measurement using this idea was already published in [30] , and one of the conclusion is that the gate isolated pixel exhibits a much lower dark current than the other designs after irradiation if the gate voltage is increased until 1.5 V. Besides, the authors explain that the dark current can be reduced like if the pixel was not irradiated. In order to illustrate these statements, Fig. 10 is showing measurements performed on a chip including hardened pixels with gated PDs (design similar to the one in Fig. 11) . After a 1 MGy irradiation, the dark current is highly increased at V AG = 0 V, but by increasing V AG until 1.5 V the dark current returns to its minimal value before irradiation. One of the explanations given in [30] is a presence of a sharing mechanism between the PD and the drain which reduces the PD collection of thermally generated dark current, without direct leakage current between the PD and the drain. Indeed, after irradiation, a high amount of positive trapped charge is located at silicon-oxide interfaces [13] , [31] and create a weak inversion, that is a depleted volume around the STI. This depleted volume extends from the gate channel to the drain, and a part of the dark current is evacuated through this way. The purpose of this part is therefore to demonstrate the accuracy of this explanation.
A doping distribution of the simulated device is presented in the Fig. 11 . The simulated device is similar to the one measured in [30] and has a conventional PD, an additional 1-μm long AG and an adjacent drain (AD). As previously the simulation is run in mixed mode, and a spice modeled reset transistor is connected to the conventional PD. First, a reset phase is applied to the PD, and the drain is biased at 3.3 V. Then, the AG is biased at V AG , and the 2-D distributions of the eQF energy is analyzed. In order to reproduce the defects induced by the irradiation in the oxide, an uniform distribution of positive fixed charge is implemented at the silicon-oxide interface. The surface concentration of positive fixed charge is adjusted in a way that the STI edges can be depleted, that is a charge concentration of 5.0 × 10 12 cm −2 . Fig. 12 is showing the 2-D distributions of the eQF centered on AG. The distributions are shown before irradiation at V AG = 0 V, and after irradiation, which means that the charge defect model is activated at oxide interfaces. Moreover, for a better analyze of the potential gradient, a cross section (see Fig. 11 ) of the eQF is plotted along the depleted channel in Fig. 12(b) . After irradiation the charge defect model allows a depletion around the STI, leading to a fully depleted channel from the PD to the adjacent drain. Without irradiation, a potential gradient is oriented from the gate channel to the PD for both AG polarization, and any generated dark current electrons is drained from the gate channel to the PD, leading to a dark current increase. After irradiation, or when the charge defect model at oxide interface is activated, the eQF is kept close to the drain potential along the STI sides because of the depletion. Hence, a new attractor pole for dark current electrons generated in the gate channel is created. The eQF cross sections displayed in Fig. 12 clearly show that in the first part of channel gate, from L = 0 μm to L = 0.4 μm, there is a potential gradient which drives the dark current electrons from the channel to the PD. Then, from L = 0.4μm, the potential gradient is oriented in the opposite direction and drives the charge from the gate channel to the adjacent drain. Increasing V AG = 0 V to V AG = 1 V results in a higher channel potential, which should improve the charge collection by the depleted channel. These observations from the TCAD simulation clearly demonstrate that in the case of an irradiated pixel, an important part of dark current electrons generated in the gate channel can be captured by the adjacent drain instead of the PD. As observed in [30] , it leads to a dark current reduction.
The above TCAD simulations demonstrate that the dark current generated by a gate surrounding the PD can be reduced, after irradiation, by polarizing the gate at a positive voltage. However, as in the previous sections, a tradeoff has to be found between the dark current reduction (the AG polarization) and the leakage current between the PD and the AG.
V. CONCLUSION
TCAD simulations has been performed first on a 4T PPD pixel, and the principle of dark current reduction by sharing mechanisms is demonstrated. To do so, the OFF polarization of the TG is put at a positive voltage and dark current electrons generated under the gate by interface states can be efficiently drive toward the floating node instead of the PPD. Simulations under illumination show that V LOTG must be kept in the range of 0.5-0.7 V otherwise the FWC is decreased. A measurement performed on a pixel array confirms the principle.
Then, this idea is applied on a conventional gated PD. By polarizing the AG to a positive voltage, the TCAD simulation is showing a real cancellation of the dark current generated by interface states, and not just a compensation. Again, V LOTG has to be increased to a reasonable value (here 1 V) in order to avoid a leakage current between the PD and the drain. At V LOTG = 1 V the dark current generated by interface states under the gate is reduced by 60%, and at V LOTG = 1.5 V it is nearly canceled at the expense of a slight FWC reduction.
Finally, a TCAD simulation is performed on a radiation hardened pixel, in which a measurement shown a reduction of dark current on an irradiated pixel by increasing positively the AG voltage. The simulation is used to verify that the dark current by sharing mechanisms is the root cause of this observation, as supposed in the original study.
Therefore, this paper shows that it is possible to cancel and not to compensate the dark current contribution brought by a TG in the case of a 4T PPD, or by AGs in conventional gated PDs, by applying a positive voltage on the AG. The higher the gate voltage, the higher the dark current reduction, but the higher the risk of leakage current between the PD and the drain is. A tradeoff has to be found, depending on the application.
